| << Back | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
| Data Converter Enables World's Multi-Standard, Multi-Carrier Communications Systems | |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
ADI’s DAC features 400-MHz bandwidth with on-chip numerically-controlled oscillator and speeds of 1.2 GSPS to support multi-carrier wireless digital pre-distortion specifications. Featuring an on-chip 32-bit NCO (numerically-controlled oscillator*) that allows flexible placement of the IF (intermediate frequency) to help optimize system performance, ADI’s AD9122 DAC satisfies requirements for multi-standard cellular base stations and other applications that use sophisticated DPD (digital pre-distortion**) techniques demanding broad signal bandwidths. The wireless communications standards that the AD9122 supports include GSM, WCDMA, TD-SCDMA, CDMA2000, WiMAX, and LTE. The combination of the AD9122 dual DAC and ADI’s ADL5375 quadrature modulator and AD9516 14-output clock generator meets or exceeds six multi-carrier GSM specifications for IMD (intermodulation distortion) and SNR (signal-to-noise ratio). This signal chain is available as an evaluation board. Other complementary parts include the recently announced ADRF6702 quadrature modulator and ADRF6602 Rx mixer. AD9122: High-Speed Dual DAC with 1.2-GSPS LVDS Interface The AD9122 LVDS (low-voltage differential signaling) interface with an eight-word-deep FIFO (first-in, first-out) memory supports a maximum sample-data-input-rate of 1.2 GSPS and 600 MSPS (mega samples per second) per DAC to support signal bandwidths up to 400 MHz in advanced DPD transmitter architectures. The data interface supports word, byte, and nibble load allowing customers to reduce input pins on lower data rates to save board space, power and cost. The AD9122 includes an improved on-chip PLL (phased-locked loop) with lower jitter and phase noise. Operating with the on-chip PLL at a DAC output frequency of 150 MHz, the AD9122 delivers a 76-dB ACLR (adjacent-channel leakage ratio) for single-carrier WCDMA applications. For the most demanding wireless communications applications, the AD9122 can achieve 83-dBc ACLR using an external PLL. The combination of input data rates, high DAC sample rates, and fine modulation with the integrated NCO gives system designers flexibility when choosing DAC output frequencies. This is especially helpful in meeting four- to six-carrier GSM transmission specifications and other communications standards. The AD9122 includes integrated interpolation filters with selectable interpolation factors of 2, 4, and 8. The dual DAC also integrates 32-bit NCOs and is available in a space-saving 72-pin LFCSP (lead-frame chip-scale package) that is 50 percent smaller than previous generation DACs.
DAC Data Pattern Generator Tool Available
ADI’s Data
Pattern Generator (DPG2) is a bench-top instrument for driving
vectors into For more information, visit http://www.analog.com/pr/AD9122. For information on ADI’s DAC products, visit http://www.analog.com/DACs. Data Converters: Bridging the Analog and Digital Worlds
More designers turn to
About
Innovation, performance, and excellence are the cultural pillars on
which * A numerically controlled oscillator is used to provide frequency translation in the digital domain-- an important block in modern digital radio processing. ** Digital pre-distortion is an advanced signal processing technique that corrects for nonlinearities in radio transmit paths, allowing power amplifiers to run at higher efficiency levels with less distortion. Follow ADI on Twitter at http://www.twitter.com/ADI_News. Photos/Multimedia Gallery Available: http://www.businesswire.com/cgi-bin/mmg.cgi?eid=6058993&lang=en
Source:
Analog Devices, Inc.
| |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||